Microprocessor & Microcontroller Systems (1333202) - Summer 2025 Solution

Question 1(A) [3 marks]

Draw The Bus Organization Of 8085.

Answer:

goat

Bus Types:

• Address Bus: 16-bit unidirectional bus for memory addressing
• Data Bus: 8-bit bidirectional bus for data transfer
• Control Bus: Control signals like RD, WR, ALE, IO/M

Mnemonic: "ADC - Address, Data, Control"

Question 1(B) [4 marks]

Compare Microprocessor With Microcontroller.

Answer:

Key Points:

• Microprocessor: CPU only, requires external support chips
• Microcontroller: Complete computer system on chip

Mnemonic: "MICRO - Memory Internal, Compact, Reduced cost, Optimized"

Question 1(C) [7 marks]

Draw And Explain Each Block Of 8085 Microprocessor.

Answer:

Block Functions:

• ALU: Performs arithmetic and logical operations
• Accumulator: Primary working register for data processing
• Register Array: B, C, D, E, H, L general purpose registers
• Program Counter: Holds address of next instruction
• Stack Pointer: Points to top of stack in memory
• Control Unit: Controls overall operation of processor

Mnemonic: "APRIL - ALU, Program counter, Registers, Instruction decoder, Logic control"

Question 1(C) OR [7 marks]

Draw Pin Diagram Of 8085 Microprocessor And Explain Any 4(Four) Pins.

Answer:

goat

Pin Explanations:

• ALE (Pin 30): Address Latch Enable - separates address and data on multiplexed bus
• RD (Pin 32): Read control signal - active low, indicates read operation
• WR (Pin 31): Write control signal - active low, indicates write operation
• RESET (Pin 36): Reset input - initializes processor when low

Mnemonic: "ARWA - ALE, Read, Write, rAset"

Question 2(A) [3 marks]

Define : (1) Opcode (2) Operand

Answer:

Definitions:

• Opcode: Operation Code - specifies the operation to be performed (ADD, MOV, JMP)
• Operand: Data or address on which operation is performed

Example:

MOV A, B
|   |  |
|   |  +-- Operand 2 (Source)  
|   +-- Operand 1 (Destination)
+-- Opcode

Mnemonic: "OO - Operation + Operand"

Question 2(B) [4 marks]

Give Differences Between RISC And CISC.

Answer:

Key Points:

• RISC: Reduced Instruction Set Computer - simpler, faster
• CISC: Complex Instruction Set Computer - feature rich

Mnemonic: "RISC is SLIM - Simple, Load-store, Instruction reduced, Memory efficient"

Question 2(C) [7 marks]

Give Differences Between Von-Neumann & Harvard Architecture.

Answer:

Mnemonic: "VH - Von has one bus, Harvard has two"

Question 2(A) OR [3 marks]

Define : (1) T-State (2) Instruction Cycle (3) Machine Cycle

Answer:

Definitions:

• T-State: Time state - basic timing unit, one clock period
• Instruction Cycle: Complete execution of one instruction
• Machine Cycle: Group of T-states required for one memory operation

Relationship:

Instruction Cycle = Multiple Machine Cycles
Machine Cycle = Multiple T-States (3-6 T-states)

Mnemonic: "TIM - T-state, Instruction cycle, Machine cycle"

Question 2(B) OR [4 marks]

Explain De-Multiplexing Of Address And Data Bus Of 8085.

Answer:

Process:

• Step 1: During T1, AD0-AD7 contains lower 8-bit address
• Step 2: ALE goes high, latches address in external latch
• Step 3: AD0-AD7 becomes data bus for remaining T-states

Components Required:

• 74LS373: Octal latch IC for address latching
• ALE: Address Latch Enable signal for timing

Mnemonic: "LAD - Latch Address with Data separation"

Question 2(C) OR [7 marks]

Draw And Explain Flag Register Of 8085.

Answer:

goat

Flag Descriptions:

• CY (D0): Carry flag - Set when carry occurs
• P (D2): Parity flag - Set for even parity
• AC (D4): Auxiliary carry - Set for BCD operations
• Z (D6): Zero flag - Set when result is zero
• S (D7): Sign flag - Set when result is negative

Flag Operations:

• Conditional Jumps: Based on flag status (JZ, JC, JP)
• Arithmetic Results: Automatically updated after ALU operations

Mnemonic: "SZAPC - Sign, Zero, Auxiliary, Parity, Carry"

Question 3(A) [3 marks]

What Is SFR ? List Out Any Three SFR.

Answer:

SFR Definition: Special Function Register - Dedicated registers with specific functions in microcontroller

Three SFRs:

• ACC (E0H): Accumulator register
• PSW (D0H): Program Status Word
• SP (81H): Stack Pointer register

Characteristics:

• Address Range: 80H to FFH in internal RAM
• Bit Addressable: Some SFRs allow individual bit access
• Function Specific: Each has dedicated hardware function

Mnemonic: "APS - ACC, PSW, Stack Pointer"

Question 3(B) [4 marks]

Explain Program Counter (PC) And Data Pointer (DPTR) Register.

Answer:

Program Counter (PC):

• Size: 16-bit register
• Function: Holds address of next instruction to be executed
• Auto-increment: Automatically increments after instruction fetch
• Range: 0000H to FFFFH

Data Pointer (DPTR):

• Size: 16-bit register (DPH + DPL)
• Function: Points to external data memory locations
• Usage: Used with MOVX instructions for external memory access
• Components: DPH (83H) and DPL (82H)

goat

Mnemonic: "PD - PC Points to Program, DPTR Points to Data"

Question 3(C) [7 marks]

Draw And Explain Architecture Of 8051.

Answer:

Architecture Components:

• CPU: 8-bit ALU with accumulator and B register
• Memory: 4KB internal ROM, 128B internal RAM
• I/O Ports: Four 8-bit bidirectional ports (P0-P3)
• Timers: Two 16-bit timers/counters (T0, T1)
• Serial Port: Full duplex UART for communication
• Interrupts: 5 interrupt sources with priority levels

Special Features:

• Boolean Processor: Bit manipulation capabilities
• Addressing Modes: 8 different addressing modes
• Power Management: Idle and power-down modes

Mnemonic: "MIPTIS - Memory, I/O, Processor, Timers, Interrupts, Serial"

Question 3(A) OR [3 marks]

Explain Following Pins Of 8051: (1) ALE (2) PSEN (3) XTAL1 & XTAL2

Answer:

Pin Functions:

• ALE (Pin 30): Address Latch Enable

  • Output pulse for latching lower address byte
  • Active high signal at 1/6 of oscillator frequency

• PSEN (Pin 29): Program Store Enable

  • Active low output for external program memory read
  • Connected to OE pin of external EPROM

• XTAL1 & XTAL2 (Pins 19, 18): Crystal connections

  • Connect external crystal for clock generation
  • Typical frequency: 11.0592 MHz or 12 MHz

goat

Mnemonic: "APX - ALE latches Address, PSEN enables Program, XTAL generates clocK"

Question 3(B) OR [4 marks]

Describe Internal RAM Organization Of 8051 Microcontroller.

Answer:

goat

RAM Sections:

• Register Banks: 4 banks × 8 registers each (00H-1FH)
• Bit Addressable: 16 bytes with individual bit access (20H-2FH)
• General Purpose: 80 bytes for user data (30H-7FH)
• Stack Area: Usually starts from 08H upward

Addressing:

• Direct: Using actual address (MOV 30H, A)
• Indirect: Using register pointer (MOV @R0, A)

Mnemonic: "RBGS - Register banks, Bit addressable, General purpose, Stack"

Question 3(C) OR [7 marks]

Draw Pin Diagram Of 8051 And Explain Any 04(Four) Pins.

Answer:

goat

Pin Explanations:

• RESET (Pin 9): Reset input - Active high, initializes microcontroller
• EA/VPP (Pin 31): External Access - Controls program memory selection
• P0 (Pins 32-39): Port 0 - Multiplexed address/data bus for external memory
• P2 (Pins 21-28): Port 2 - High-order address bus for external memory

Mnemonic: "REPP - REset, External Access, Port 0, Port 2"

Question 4(A) [3 marks]

Write A Program To Multiply Data Stored In R0 Register With Data Stored In R1 Register. Store The Result In R2 Register (LSB) And R3 Register (MSB).

Answer:

Assembly

Program Flow:

• Load operands into R0 and R1
• Transfer to A and B registers for multiplication
• Execute MUL AB instruction
• Store 16-bit result (A=LSB, B=MSB)

Result Storage:

• R2: Contains lower 8 bits of product
• R3: Contains upper 8 bits of product

Mnemonic: "LTSE - Load, Transfer, multiply, Store result"

Question 4(B) [4 marks]

List Out Data Transfer Instructions And Explain Any Two Data Transfer Instructions With Suitable Examples.

Answer:

Data Transfer Instructions:

Detailed Examples:

1. MOV Instruction:

Assembly

2. PUSH/POP Instructions:

Assembly

Mnemonic: "Move Makes Programs Possible - MOV, MOVX, PUSH, POP"

Question 4(C) [7 marks]

Define And Explain Addressing Modes Of 8051.

Answer:

8051 Addressing Modes:

Detailed Examples:

Assembly

Mnemonic: "IRIDRAB - Immediate, Register, Indirect, Direct, Relative, Absolute, Bit"

Question 4(A) OR [3 marks]

Write A Program To Find 2's Complement of Data Stored in R0 Register.

Answer:

Assembly

Algorithm:

• Step 1: Load data from R0 to accumulator
• Step 2: Complement all bits using CPL A
• Step 3: Add 1 using INC A for 2's complement
• Step 4: Store result back

Verification:

Original: 85H = 10000101B
1's Comp: 7AH = 01111010B  
2's Comp: 7BH = 01111011B

Mnemonic: "CCI - Complement, aCd 1, Include result"

Question 4(B) OR [4 marks]

List Logical Instructions And Explain Any Two Logical Instructions With Suitable Examples.

Answer:

Logical Instructions:

Detailed Examples:

1. ANL (AND Logic):

Assembly

Usage: Masking specific bits, clearing unwanted bits

2. ORL (OR Logic):

Assembly

Usage: Setting specific bits, combining bit patterns

Mnemonic: "AXOR - AND masks, XOR toggles, OR sets, Rotate shifts"

Question 4(C) OR [7 marks]

Explain Following Instructions: (1)ADDC (2) INC (3) DEC (4) JZ (5) SUBB (6) NOP (7) RET

Answer:

Instruction Explanations:

1. ADDC (Add with Carry):

Assembly

Function: Adds source, destination, and carry flag

2. INC (Increment):

Assembly

Function: Increases operand by 1

3. DEC (Decrement):

Assembly

Function: Decreases operand by 1

4. JZ (Jump on Zero):

Assembly

Function: Conditional jump when zero flag is set

5. SUBB (Subtract with Borrow):

Assembly

Function: Subtracts source and carry from accumulator

6. NOP (No Operation):

Assembly

Function: Provides timing delay, placeholder

7. RET (Return):

Assembly

Function: Returns from subroutine to calling address

Mnemonic: "AIDS NR - Add, Increment, Decrement, Subtract, No-op, Return"

Question 5(A) [3 marks]

Explain DJNZ And CJNE Instructions With Suitable Examples.

Answer:

DJNZ (Decrement and Jump if Not Zero):

Assembly

Function: Combines decrement and conditional jump operations

CJNE (Compare and Jump if Not Equal):

Assembly

Function: Compares two operands and jumps if not equal

Applications:

• DJNZ: Loop control, counting operations
• CJNE: Decision making, condition checking

Mnemonic: "DC - Decrement count, Compare jump"

Question 5(B) [4 marks]

Write An Assembly Language Program To Generate The Time Delay Of 30ms Using Timer 0. Assume Crystal Frequency Is 12 MHz

Answer:

Assembly

Calculation for 30ms delay:

Crystal Frequency = 12 MHz
Machine Cycle = 12/12 MHz = 1 µs
For 30ms = 30,000 µs = 30,000 machine cycles

Timer Count = 65536 - 30000 = 35536 = 8A23H
TH0 = 8AH, TL0 = 23H

Timer Configuration:

• TMOD: Timer mode register configuration
• TH0/TL0: Timer 0 high/low byte registers
• TR0: Timer 0 run control bit
• TF0: Timer 0 overflow flag

Mnemonic: "CLSW - Calculate, Load, Start, Wait"

Question 5(C) [7 marks]

Draw The Interfacing Diagram Of LCD With 8051. Explain Pins Of LCD Which Are Necessary For Interfacing.

Answer:

goat

LCD Pin Functions:

• RS (Pin 4): Register Select - 0=Command, 1=Data
• RW (Pin 5): Read/Write - 0=Write, 1=Read
• EN (Pin 6): Enable - High to low pulse for data transfer
• D4-D7 (Pins 11-14): 4-bit data lines for commands/data

Interface Requirements:

• Power Supply: VCC=+5V, VSS=GND, VEE=Contrast control
• Control Lines: 3 pins (RS, RW, EN) for LCD control
• Data Lines: 4 pins (D4-D7) for 4-bit mode operation

Basic LCD Commands:

• 0x38: Function set (8-bit, 2 lines)
• 0x0E: Display ON, cursor ON
• 0x01: Clear display
• 0x80: Set cursor to first line

Mnemonic: "REED - RS selects, RW reads, EN enables, Data transfers"

Question 5(A) OR [3 marks]

Write A Program To Perform OR Operation On Data Stored In 65h Memory Location With Data Stored In 75h Memory Location. Store The Result In R6 Register.

Answer:

Assembly

Operation Details:

• Load: First operand from memory location 65H
• OR: Perform logical OR with second operand at 75H
• Store: Result in R6 register

Example Calculation:

Data at 65H: F0H = 11110000B
Data at 75H: AAH = 10101010B  
OR Result:   FAH = 11111010B

Mnemonic: "LOS - Load, OR, Store result"

Question 5(B) OR [4 marks]

Write An Assembly Language Program To Generate A Square Wave Of 2khz On P1.3. Crystal Frequency Is 11.0592 Mhz.

Answer:

Assembly

Calculation for 2KHz Square Wave:

Frequency = 2KHz, Period = 500µs
Half Period = 250µs

Crystal = 11.0592 MHz
Machine Cycle = 11.0592/12 = 0.921 MHz = 1.085µs

Timer Count = 250µs / 1.085µs = 230 cycles
Timer Value = 65536 - 230 = 65306 = FECBH
TH0 = FEH, TL0 = CBH

Square Wave Generation:

• High Period: Set pin high, wait 250µs
• Low Period: Set pin low, wait 250µs
• Frequency: 1/(250µs + 250µs) = 2KHz

Mnemonic: "SCDW - Set high, Clear low, Delay, Wait"

Question 5(C) OR [7 marks]

Draw & Explain The Interfacing Of 7-Segment Display With 8051.

Answer:

goat

Display Configuration:

Sample Program:

Assembly

Interface Components:

• Current Limiting Resistors: 330Ω to limit LED current
• Common Connection: Cathode to GND or Anode to +5V
• Data Lines: 8 bits for segments a-g and decimal point

Multiplexing for Multiple Digits:

• Digit Select: Additional pins for digit selection
• Time Division: Rapidly switch between digits
• Persistence of Vision: Creates illusion of simultaneous display

Mnemonic: "CRAM - Common connection, Resistors limit, Address segments, Multiplex digits"