

Lecture 26: Frequency Response of Two Stage RC Coupled amplifier

Frequency Response of Transistor Amplifier

DI02011011: Electronics Circuit and Application (ECA)

Lecture Agenda & Outline

- 1. Multi-Stage Architecture: Cascaded BJT RC Coupling and DC Biasing Isolation
- 2. Midband Voltage Gain Derivation: Small-Signal AC Equivalent & Stage-to-Stage Interstage Loading
- 3. Low-Frequency Response: Coupling Capacitors (C_{C1} , C_{C2} , C_{C3}) and Emitter Bypass Capacitors (C_{E1} , C_{E2}) Pole Calculations
- 4. High-Frequency Response: Hybrid- π Model, Parasitic Capacitances (C_{π} , C_{μ}), and Miller Effect Transformation
- 5. Multistage Frequency Response Metrics: Dominant Pole Approximations, Bandwidth Shrinkage, and Gain-Bandwidth Product
- 6. Step-by-Step Comprehensive Numerical Design Example and Performance Trade-offs

Two-Stage RC Coupled Amplifier Circuit Architecture & Biasing

- Circuit Configuration: Two cascaded Common-Emitter (CE) BJT stages connected via an interstage coupling capacitor C_{C2} , with input coupling capacitor C_{C1} and output coupling capacitor C_{C3} .
- DC Biasing Isolation: Coupling capacitors block DC voltage components, allowing independent Q-point biasing (V_{CEQ1} , I_{CQ1} and V_{CEQ2} , I_{CQ2}) for each stage via voltage dividers (R_{11} , R_{12} and R_{21} , R_{22}).
- AC Signal Coupling: Coupling capacitors present low reactive impedance ($X_C = 1 / (2 \pi f * C)$ approx 0) in the midband frequency range, allowing AC signal transmission with minimal attenuation between stages.
- Emitter Bypass Networks: Resistors R_{E1} and R_{E2} provide thermal Q-point stabilization against beta variations, while parallel capacitors C_{E1} and C_{E2} bypass AC signals to ground to prevent degenerative AC gain reduction.
- Interstage Loading Interaction: The input impedance of the second stage $R_{in2} = R_{21} \parallel R_{22} \parallel r_{\pi2}$ acts as a parallel AC load on the collector resistor R_{C1} of the first stage, reducing the effective first-stage gain.

Midband Voltage Gain Derivation & Interstage Loading

- Small-Signal Parameters: Hybrid- π parameters for stage i : transconductance $g_{mi} = I_{CQi} / V_T$ (where V_T approx 26 mV at 300K) and base input resistance $r_{\pi i} = \beta_{0i} / g_{mi}$.
- Stage 2 Voltage Gain (A_{v2}): The load seen by stage 2 collector is $R_{L2}' = R_{C2} \text{ --- } R_L$. Gain $A_{v2} = V_o / V_{i2} = -g_{m2} * (R_{C2} \text{ --- } R_L)$.
- Stage 1 Voltage Gain (A_{v1}): Stage 1 collector sees AC load $R_{L1}' = R_{C1} \text{ --- } R_{B2} \text{ --- } r_{\pi 2}$, where $R_{B2} = R_{21} \text{ --- } R_{22}$. Gain $A_{v1} = V_{i2} / V_{i1} = -g_{m1} * (R_{C1} \text{ --- } R_{B2} \text{ --- } r_{\pi 2})$.
- Total Midband System Voltage Gain (A_{v0}): Calculated as the product of individual voltage gains: $A_{v0} = A_{v1} A_{v2} = g_{m1} g_{m2} (R_{C1} \text{ --- } R_{B2} \text{ --- } r_{\pi 2}) (R_{C2} \text{ --- } R_L)$.
- Overall Voltage Gain from Signal Source (A_{vs0}): Incorporating source resistance R_s : $A_{vs0} = (V_o / V_s) = A_{v0} * (R_{in1} / (R_s + R_{in1}))$, where $R_{in1} = R_{B1} \text{ --- } r_{\pi 1}$.
- Decibel Representation: Overall gain in dB is $A_{v0,dB} = 20 * \log_{10}(\text{---}A_{v0}\text{---}) = A_{v1,dB} + A_{v2,dB}$.

Low-Frequency Response: Coupling Capacitor Poles Analysis

- Low-Frequency Attenuation Mechanisms: At low frequencies, capacitive reactance $X_C = 1 / (2 \pi f * C)$ increases, causing potential divider action with circuit resistances and rolling off gain at 20 dB/decade per capacitor.
- Input Coupling Capacitor Pole ($f_{L,C1}$): Sees resistance $R_{eq,C1} = R_s + R_{in1} = R_s + (R_{11} \parallel R_{12} \parallel r_{\pi1})$. Cutoff frequency $f_{L,C1} = 1 / (2 \pi (R_s + R_{in1}) * C_{C1})$.
- Interstage Coupling Capacitor Pole ($f_{L,C2}$): Sees output resistance of stage 1 in series with input resistance of stage 2: $R_{eq,C2} = (R_{C1} \parallel r_{o1}) + (R_{B2} \parallel r_{\pi2})$. Cutoff frequency $f_{L,C2} = 1 / (2 \pi (R_{C1} + R_{in2}) * C_{C2})$.
- Output Coupling Capacitor Pole ($f_{L,C3}$): Sees output resistance of stage 2 in series with load resistance: $R_{eq,C3} = R_{C2} + R_L$. Cutoff frequency $f_{L,C3} = 1 / (2 \pi (R_{C2} + R_L) * C_{C3})$.
- High-Pass Transfer Function Formulation: Each coupling capacitor contributes a first-order high-pass transfer factor $s / (s + \omega_{Li})$, where $\omega_{Li} = 2 \pi f_{Li}$.

Low-Frequency Response: Emitter Bypass Capacitor Poles

- Bypass Capacitor Action: Capacitor C_E in parallel with R_E creates a pole-zero pair in the low-frequency transfer function. At low frequencies, incomplete AC bypassing introduces emitter degeneration.
- Equivalent Resistance Seen by C_{E1} : Reflected source and base resistance looking into the emitter of Stage 1: $R_{eq,E1} = R_{E1} \parallel ((r_{\pi1} + (R_s \parallel R_{B1})) / (1 + \beta_{00}))$.
- Stage 1 Emitter Cutoff Frequency ($f_{L,E1}$): Derived as $f_{L,E1} = 1 / (2 \pi R_{eq,E1} * C_{E1})$. Because $R_{eq,E1}$ is typically small (tens of ohms), $f_{L,E1}$ requires large capacitance (e.g., 10 μF - 100 μF) to keep the pole low.
- Stage 2 Emitter Cutoff Frequency ($f_{L,E2}$): Equivalent resistance $R_{eq,E2} = R_{E2} \parallel ((r_{\pi2} + (R_{C1} \parallel R_{B2})) / (1 + \beta_{00}))$, giving cutoff $f_{L,E2} = 1 / (2 \pi R_{eq,E2} * C_{E2})$.
- Zero Frequency of Emitter Network: The zero occurs at lower frequency $f_{Z,Ei} = 1 / (2 \pi R_{Ei} * C_{Ei})$, below which gain flattens out to unbypassed gain $A_{v,unbypassed} \approx -R_C / R_E$.

Low-Frequency Bode Plot & Dominant Pole Determination

- Overall Low-Frequency System Transfer Function: $A_v(s) = A_{v0} * \prod_{i=1}^5 (s / (s + \omega_{Li}))$ (assuming 3 coupling and 2 bypass poles).
- Asymmetrical Low-Frequency Slope: For frequencies $\omega \gg \omega_{L,min}$, the asymptotic slope rolls off at +100 dB/decade ($+5 \times 20$ dB/dec) with a phase lead approaching +450 degrees.
- Dominant Pole Approximation: If one low-frequency pole $\omega_{L,dom}$ is significantly higher than all other low-frequency poles (by a factor of ≥ 4), then lower 3-dB cutoff frequency $f_L \approx f_{L,dom}$.
- Non-Dominant Pole Interaction Formula: When multiple low-frequency poles are close to each other, the overall lower 3-dB cutoff frequency is approximated by: $f_L \approx \sqrt{f_{L1}^2 + f_{L2}^2 + f_{L,E1}^2 + f_{L,E2}^2}$.
- Design Rule for Dominant Pole Placement: Design rules typically set $f_{L,E1}$ and $f_{L,E2}$ as the dominant lower cutoff poles to minimize required physical capacitor sizes.

High-Frequency Response: Hybrid-pi Model Parasitic Capacitances

- BJT Internal Parasitic Capacitances: High-frequency roll-off is dictated by internal junction capacitances: base-emitter junction capacitance $C_{\pi} = C_{b'e}$ (diffusion + depletion) and base-collector junction capacitance $C_{\mu} = C_{b'c}$ (depletion capacitance).
- Transistor Gain-Bandwidth Product (f_T): The unity-current-gain frequency $f_T = g_m / (2\pi(C_{\pi} + C_{\mu}))$. Typical values for RF/small-signal BJTs range from 300 MHz to several GHz.
- Diffusion Capacitance Dynamics: $C_{de} = g_m * \tau_F$, where τ_F is the forward transit time of minority carriers across the base (typically 10 - 500 ps). C_{de} dominates C_{π} at higher collector currents.
- Depletion Capacitance Dependence: $C_{\mu} = C_{\mu 0} / (1 + V_{CB} / V_0)^m$, where m approx 0.33 - 0.5 depending on junction grading.
- Stray Wiring Capacitances (C_W): PCB traces, interconnects, and socket capacitances add parasitic shunt capacitance C_{W1} , C_{W2} (typically 2 - 10 pF) to ground at each node.

High-Frequency Response: Miller Effect Transformation

- Miller Theorem Statement: A feedback impedance Z_F connected between input and output nodes with inverted voltage gain $A_v = V_o / V_i$ can be decoupled into equivalent input and output shunt impedances to ground.
- Miller Input Capacitance ($C_{M,in}$): $C_{M,in} = C_{\mu} (1 - A_v)$. For an inverting stage where $A_v = -|A_v|$, $C_{M,in} = C_{\mu} (1 + |A_v|)$.
- Miller Output Capacitance ($C_{M,out}$): $C_{M,out} = C_{\mu} * (1 - 1 / A_v)$ approx C_{μ} (since $|A_v| \gg 1$).
- Stage 1 Total High-Frequency Input Capacitance ($C_{in1,hi}$): $C_{in1,hi} = C_{pi1} + C_{\mu1} * (1 + |A_{v1}|) + C_{W1}$. Because $|A_{v1}|$ is large, $C_{M,in1}$ completely dominates the input node capacitance!
- Stage 2 Total High-Frequency Input Capacitance ($C_{in2,hi}$): $C_{in2,hi} = C_{pi2} + C_{\mu2} * (1 + |A_{v2}|) + C_{W2}$.

High-Frequency Cutoff Frequency f_H & Dominant Pole Analysis

- Stage 1 Input High-Frequency Pole (f_{H1}): Equivalent Thevenin resistance seen by $C_{in1,hi}$: $R_{th1} = R_s \text{ --- } R_{B1} \text{ --- } r_{pi1}$. Cutoff frequency $f_{H1} = 1 / (2 \pi R_{th1} * C_{in1,hi})$.
- Interstage High-Frequency Pole (f_{H2}): Equivalent Thevenin resistance seen by $C_{in2,hi}$: $R_{th2} = R_{C1} \text{ --- } R_{B2} \text{ --- } r_{pi2} \text{ --- } r_{o1}$. Cutoff frequency $f_{H2} = 1 / (2 \pi R_{th2} * C_{in2,hi})$.
- Output High-Frequency Pole (f_{H3}): Total output capacitance $C_{out2} = C_{mu2} + C_{W3}$ seeing resistance $R_{th3} = R_{C2} \text{ --- } R_L \text{ --- } r_{o2}$. Cutoff frequency $f_{H3} = 1 / (2 \pi R_{th3} * C_{out2})$.
- Overall Upper 3-dB Frequency Estimate (f_H): Combining non-dominant high-frequency poles using the reciprocal square-root approximation: $1 / f_H \approx 1.1 * \sqrt{1/f_{H1}^2 + 1/f_{H2}^2 + 1/f_{H3}^2}$.
- Open-Circuit Time Constant (OCT) Method: Alternative robust estimation $f_H \approx 1 / (2 \pi \sum(\tau_{Hi,0}))$, where $\tau_{Hi,0} = R_{i0} * C_{i0}$.

Multistage Bandwidth Shrinkage & Gain-Bandwidth Product

- Identical Cascaded Stage Bandwidth Reduction: For N identical non-interacting amplifier stages each with upper cutoff f_{H1} and lower cutoff f_{L1} :
- System Upper Cutoff Formula: $f_{H,\text{sys}} = f_{H1} \sqrt{2^{(1/N)} - 1}$. For $N = 2$ stages, $\sqrt{2^{(1/2)} - 1} = \sqrt{\sqrt{2} - 1} \approx 0.643 \Rightarrow f_{H,\text{sys}} = 0.643 f_{H1}$.
- System Lower Cutoff Formula: $f_{L,\text{sys}} = f_{L1} / \sqrt{2^{(1/N)} - 1}$. For $N = 2$ stages, $f_{L,\text{sys}} = f_{L1} / 0.643 = 1.56 * f_{L1}$.
- System Bandwidth Shrinkage: Overall system bandwidth $BW_{\text{sys}} = f_{H,\text{sys}} - f_{L,\text{sys}} \approx 0.643 f_{H1} - 1.56 f_{L1}$. Cascading stages narrows overall passband bandwidth!
- Gain-Bandwidth Product (GBP) Trade-Off: While cascading boosts midband voltage gain ($A_{v0} = A_{v1}^N$), the overall bandwidth reduces, demanding careful pole management in high-frequency communications.

Comprehensive Worked Numerical Design Example

- Circuit Parameters: Two identical BJT stages with $g_m = 40 \text{ mS}$, $r_{\pi} = 2.5 \text{ k}\Omega$, $R_{C1} = R_{C2} = 4 \text{ k}\Omega$, $R_{B1} = R_{B2} = 50 \text{ k}\Omega$, $R_s = 1 \text{ k}\Omega$, $R_L = 10 \text{ k}\Omega$.
- Capacitor Values: $C_{C1} = C_{C2} = C_{C3} = 10 \text{ }\mu\text{F}$, $C_{E1} = C_{E2} = 100 \text{ }\mu\text{F}$, $C_{\pi} = 30 \text{ pF}$, $C_{\mu} = 2 \text{ pF}$.
- Step 1: Calculate Stage Gains: $R_{L2}' = 4\text{k} \text{ --- } 10\text{k} = 2.86 \text{ k}\Omega \Rightarrow A_{v2} = -40 \text{ mS} * 2.86 \text{ k}\Omega = -114.4$.
- Stage 1 Load: $R_{L1}' = 4\text{k} \text{ --- } 50\text{k} \text{ --- } 2.5\text{k} = 1.488 \text{ k}\Omega \Rightarrow A_{v1} = -40 \text{ mS} * 1.488 \text{ k}\Omega = -59.5$.
- Total Midband Gain: $A_{v0} = A_{v1} A_{v2} = (-59.5) (-114.4) = +6807 (76.66 \text{ dB})$.
- Step 2: Miller Capacitance: $C_{M,in1} = 2 \text{ pF} * (1 + 59.5) = 121 \text{ pF} \Rightarrow C_{in1,hi} = 30 + 121 = 151 \text{ pF}$.
- $C_{M,in2} = 2 \text{ pF} * (1 + 114.4) = 230.8 \text{ pF} \Rightarrow C_{in2,hi} = 30 + 230.8 = 260.8 \text{ pF}$.
- Step 3: High-Frequency Cutoffs: $R_{th1} = 1\text{k} \text{ --- } 50\text{k} \text{ --- } 2.5\text{k} = 704 \text{ }\Omega \Rightarrow f_{H1} = 1 / (2\pi * 704 * 151\text{pF}) = 1.497 \text{ MHz}$.
- $R_{th2} = 1.488 \text{ k}\Omega \Rightarrow f_{H2} = 1 / (2\pi * 1488 * 260.8\text{pF}) = 410.2 \text{ kHz}$.
- Overall Upper Cutoff: $f_H \text{ approx } 1 / \sqrt{(1/(1.497\text{M}))^2 + 1/(410.2\text{k})^2} = 395.7 \text{ kHz}$.

Frequency Response Comparison: Single-Stage vs Two-Stage RC Coupled

- Midband Voltage Gain Comparison: Single-stage CE provides A_v approx 50-100, whereas two-stage RC coupled provides A_{v0} approx 2,000-10,000 (34 dB - 80 dB gain range).
- Bandwidth Comparison: Single-stage features wider bandwidth (BW approx 2 - 5 MHz), whereas two-stage suffers bandwidth compression (BW approx 300 kHz - 800 kHz).
- Phase Response Comparison: Single-stage exhibits 180-degree phase shift in midband (-90 deg at f_L , -270 deg at f_H). Two-stage exhibits 0-degree (360 deg) midband phase shift.
- Noise & Distortion Trade-Offs: Two-stage amplifies first-stage thermal and shot noise; cumulative phase shifts at high frequencies increase susceptibility to parasitic oscillation if stray feedback exists.
- Practical Design Applications: Audio preamplifiers, sensor signal conditioning blocks, intermediate frequency (IF) gain stages in radio receivers.

Summary & Key Engineering Takeaways

- Midband Gain Equation: $A_{v0} = A_{v1} A_{v2} = [-g_{m1} (R_{C1} \parallel R_{B2} \parallel r_{\pi2})] [-g_{m2} (R_{C2} \parallel R_L)]$.
- Low-Frequency Roll-Off: Dictated by external coupling capacitors (C_{C1} , C_{C2} , C_{C3}) and emitter bypass capacitors (C_{E1} , C_{E2}). Dominant pole sets lower cutoff f_L .
- High-Frequency Roll-Off: Dictated by BJT parasitic capacitances (C_{π} , C_{μ}) and Miller multiplication $C_{M,in} = C_{\mu} * (1 + |A_v|)$, setting upper cutoff f_H .
- Multistage Bandwidth Shrinkage: For 2 identical stages, $f_{H,sys} = 0.643 f_{H1}$ and $f_{L,sys} = 1.56 f_{L1}$, narrowing net passband.
- Design Guideline: Select large emitter bypass capacitors to prevent dominant low-frequency gain degradation, and use low source/load resistances to maximize high-frequency bandwidth.