

Problem Solver (DI03000111) - Problem Solver

Antigravity AI

June 4, 2026

Contents

CHAPTER 1

Number Systems and Codes

1.1 Introduction to Various Number Systems

A number system is a mathematical way to represent numbers. In digital electronics and computing, various number systems are used to represent data and perform arithmetic operations. The most commonly used number systems are Decimal, Binary, Octal and Hexadecimal. Every number system is defined by its *base* or *radix*, which determines the number of distinct digits used in that system.

1.1.1 Decimal Number System

The decimal number system is the most familiar system, used in our daily lives.

- **Base/Radix:** 10
- **Digits used:** 0, 1, 2, 3, 4, 5, 6, 7, 8, 9

The value of each digit in a decimal number depends on its position. The position weights are powers of 10. For example, the decimal number 453_{10} is interpreted as:

$$453 = 4 \times 10^2 + 5 \times 10^1 + 3 \times 10^0 = 400 + 50 + 3$$

1.1.2 Binary Number System

Digital circuits operate using two voltage levels, usually representing ON (High) and OFF (Low). Thus, they naturally use the binary number system.

- **Base/Radix:** 2
- **Digits used:** 0 and 1 (called bits)

The position weights in binary are powers of 2. For example, the binary number 1011_2 is interpreted in decimal as:

$$1011_2 = 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 8 + 0 + 2 + 1 = 11_{10}$$

1.1.3 Octal Number System

The octal number system is often used as a shorthand representation for binary numbers because its base is a power of 2 ($2^3 = 8$).

- **Base/Radix:** 8
- **Digits used:** 0, 1, 2, 3, 4, 5, 6, 7

The position weights are powers of 8. For example, 25_8 represents:

$$25_8 = 2 \times 8^1 + 5 \times 8^0 = 16 + 5 = 21_{10}$$

1.1.4 Hexadecimal Number System

Similar to octal, hexadecimal is widely used in microprocessors and microcontrollers to compactly represent long binary strings, as its base is $2^4 = 16$.

- **Base/Radix:** 16
- **Digits used:** 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

Here, A=10, B=11, C=12, D=13, E=14, and F=15. The position weights are powers of 16. For example, $1A_{16}$ represents:

$$1A_{16} = 1 \times 16^1 + 10 \times 16^0 = 16 + 10 = 26_{10}$$

1.2 Conversion from One Number System to Another

1.2.1 Decimal to Other Bases

To convert a decimal integer to any other base (binary, octal or hexadecimal), we use the **repeated division-by-base** method.

Methodology:

Decimal to Any Base Conversion

1. Divide the given decimal number by the target base r .

2. Note down the quotient and the remainder.

3. Continue dividing the quotient by r until the quotient becomes 0.

4. The sequence of remainders, read from bottom to top (last remainder to first remainder), gives the number in the target base.

Worked Example:

Convert Decimal 43 to Binary Octal and Hexadecimal

1. Decimal to Binary (Base 2):

Division	Quotient	Remainder
$43 \div 2$	21	1 (LSB)
$21 \div 2$	10	1
$10 \div 2$	5	0
$5 \div 2$	2	1
$2 \div 2$	1	0
$1 \div 2$	0	1 (MSB)

Reading from bottom to top: $43_{10} = 101011_2$

2. Decimal to Octal (Base 8):

Division	Quotient	Remainder
$43 \div 8$	5	3 (LSD)
$5 \div 8$	0	5 (MSD)

Reading from bottom to top: $43_{10} = 53_8$

3. Decimal to Hexadecimal (Base 16):

Division	Quotient	Remainder
$43 \div 16$	2	11 (B) (LSD)
$2 \div 16$	0	2 (MSD)

Reading from bottom to top: $43_{10} = 2B_{16}$

1.2.2 Other Bases to Decimal

To convert a number from any base to decimal, we use the **sum of weights** method.

Methodology:

Any Base to Decimal Conversion

1. Write down the number in the given base r .
2. Multiply each digit by its positional weight r^n , where n is the position of the digit starting from 0 at the rightmost integer digit.
3. Add all the products to get the decimal equivalent.

Worked Example:

Convert to Decimal **1. Binary to Decimal: Convert** 1101_2

$$\begin{aligned} 1101_2 &= 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 \\ &= 8 + 4 + 0 + 1 = 13_{10} \end{aligned}$$

2. Octal to Decimal: Convert 74_8

$$\begin{aligned} 74_8 &= 7 \times 8^1 + 4 \times 8^0 \\ &= 56 + 4 = 60_{10} \end{aligned}$$

3. Hexadecimal to Decimal: Convert $3F_{16}$

$$\begin{aligned} 3F_{16} &= 3 \times 16^1 + F(15) \times 16^0 \\ &= 48 + 15 = 63_{10} \end{aligned}$$

1.2.3 Binary to Octal and Octal to Binary

Since $8 = 2^3$, each octal digit directly corresponds to a 3-bit binary group.

Methodology:

Binary to Octal and Vice Versa **Binary to Octal:** Group the binary digits into sets of 3, starting from the right (LSB). If the last group is incomplete, pad it with leading zeros. Replace each 3-bit group with its corresponding octal digit.

Octal to Binary: Replace each octal digit with its equivalent 3-bit binary representation.

Worked Example:

Convert between Binary and Octal **Convert** 1011101_2 **to Octal:**

Group into 3s from the right: $\underbrace{001}_1 \underbrace{011}_3 \underbrace{101}_5$

So, $1011101_2 = 135_8$

Convert 47_8 **to Binary:**

Replace each digit: $4 \rightarrow 100$, $7 \rightarrow 111$

So, $47_8 = 100111_2$

1.2.4 Binary to Hexadecimal and Hexadecimal to Binary

Since $16 = 2^4$, each hexadecimal digit corresponds to a 4-bit binary group.

Methodology:

Binary to Hexadecimal and Vice Versa **Binary to Hexadecimal:** Group the binary digits into sets of 4, starting from the right. Pad with leading zeros if necessary. Replace each 4-bit group with its corresponding hexadecimal digit.

Hexadecimal to Binary: Replace each hex digit with its equivalent 4-bit binary representation.

Worked Example:

Convert between Binary and Hexadecimal **Convert 1101011011_2 to Hexadecimal:**

Group into 4s from the right: $\underbrace{0011}_3 \underbrace{0101}_5 \underbrace{1011}_B$

So, $1101011011_2 = 35B_{16}$

Convert $A2C_{16}$ to Binary:

Replace each digit: $A \rightarrow 1010$, $2 \rightarrow 0010$, $C \rightarrow 1100$

So, $A2C_{16} = 101000101100_2$

1.2.5 Octal to Hexadecimal and Vice Versa

To convert between octal and hexadecimal, it is easiest to use binary as an intermediate step.

Methodology:

Octal to Hexadecimal Conversion

1. Convert the given octal or hexadecimal number to binary.
2. Regroup the binary bits (into 4s for hex, into 3s for octal) to get the target base.

Worked Example:

Convert Octal to Hexadecimal **Convert 56_8 to Hexadecimal:**

1. Octal to Binary: $5 \rightarrow 101$, $6 \rightarrow 110 \Rightarrow 101110_2$

2. Binary to Hex: $\underbrace{0010}_2 \underbrace{1110}_E \Rightarrow 2E_{16}$

So, $56_8 = 2E_{16}$.

1.3 Binary Arithmetic Operations

Binary arithmetic works on the same principles as decimal arithmetic, but only two digits (0 and 1) are used.

1.3.1 Binary Addition

Binary addition follows these four basic rules:

- $0 + 0 = 0$
- $0 + 1 = 1$
- $1 + 0 = 1$
- $1 + 1 = 0$ with a carry of 1 (which means 10_2 or decimal 2)

Worked Example:

Binary Addition Add 1011_2 and 1101_2 .

$$\begin{array}{r} 1111 \text{ (Carries)} \\ 1011 \\ + 1101 \\ \hline 11000 \end{array}$$

Result: 11000_2 . Let's verify in decimal: $11 + 13 = 24$, and $11000_2 = 16 + 8 = 24$.

1.3.2 Binary Subtraction

Binary subtraction uses the concept of borrowing, similar to decimal. The rules are:

- $0 - 0 = 0$
- $1 - 0 = 1$
- $1 - 1 = 0$
- $0 - 1 = 1$ with a borrow of 1 from the next higher significant bit.

Worked Example:

Binary Subtraction Subtract 0101_2 from 1010_2 .

$$\begin{array}{r} 0200 \text{ (Borrows - shown conceptually)} \\ 1010 \\ - 0101 \\ \hline 0101 \end{array}$$

Result: 0101_2 . Verifying in decimal: $10 - 5 = 5$, and $0101_2 = 5$.

1.3.3 Binary Multiplication

Binary multiplication is simpler than decimal multiplication because you only multiply by 0 or 1.

- $0 \times 0 = 0$
- $0 \times 1 = 0$
- $1 \times 0 = 0$
- $1 \times 1 = 1$

Worked Example:

Binary Multiplication Multiply 110_2 by 101_2 .

$$\begin{array}{r} 110 \\ \times 101 \\ \hline 110 \text{ (} 110 \times 1 \text{)} \\ 0000 \text{ (} 110 \times 0 \text{ shifted one position left)} \\ + 11000 \text{ (} 110 \times 1 \text{ shifted two positions left)} \\ \hline 11110 \end{array}$$

Result: 11110_2 . In decimal: $6 \times 5 = 30$, and $11110_2 = 16 + 8 + 4 + 2 = 30$.

1.3.4 Binary Division

Binary division is performed using long division, just like in decimal numbers, but you only check if the divisor is less than or equal to the current dividend portion (which yields a quotient bit of 1) or greater (which yields 0).

Worked Example:

Binary Division Divide 101010_2 by 110_2 .

Dividend = 101010 Divisor = 110

110 goes into 101: 0 times.

110 goes into 1010: 1 time. Remainder: $1010 - 110 = 100$.

Bring down 1: 1001.

110 goes into 1001: 1 time. Remainder: $1001 - 110 = 011$.

Bring down 0: 0110.

110 goes into 110: 1 time. Remainder: $110 - 110 = 0$.

The quotient is 0111_2 (or 111_2). In decimal: $42 \div 6 = 7$, and $111_2 = 7$.

1.4 1's and 2's Complement of Binary Number and Subtraction

In digital systems, negative numbers are efficiently represented and subtraction is simplified using complement methods. This allows a circuit designed for addition to also perform subtraction.

1.4.1 1's Complement

The 1's complement of a binary number is found by simply inverting all its bits. Every 0 is changed to 1, and every 1 is changed to 0.

Methodology:

Finding 1s Complement To find the 1's complement of a binary number, flip all the bits: $0 \rightarrow 1$ and $1 \rightarrow 0$.

Worked Example:

1s Complement Find the 1's complement of 1011001_2 .

Given number: 1011001

Inverting bits: 0100110

So, the 1's complement is 0100110_2 .

1.4.2 2's Complement

The 2's complement of a binary number is obtained by adding 1 to its 1's complement. This representation is standard in most computing architectures because it eliminates the issue of having "negative zero" and makes arithmetic logic simpler.

Methodology:

Finding 2s Complement

1. Find the 1's complement of the binary number.
2. Add 1 to the LSB (Least Significant Bit) of the 1's complement.

Alternatively, reading from right to left, keep all bits the same until the first '1' is found, leave that '1' as is, and invert all subsequent bits to the left.

Worked Example:

2s Complement Find the 2's complement of 101100_2 .

Step 1: Find 1's complement by inverting bits: 010011_2 .

Step 2: Add 1: $010011 + 1 = 010100_2$.

So, the 2's complement is 010100_2 .

1.4.3 Subtraction Using 1's Complement

Instead of directly subtracting binary numbers, we can add the 1's complement of the subtrahend to the minuend.

Methodology:

Subtraction using 1s Complement

1. Ensure both numbers A and B have the same number of bits (pad with leading zeros if necessary).
2. Find the 1's complement of the subtrahend (B).
3. Add this 1's complement to the minuend (A).
4. Check the final carry:
 - **If there is a carry (End-Around Carry):** The result is positive. Add the carry to the LSB of the result to get the final answer.
 - **If there is no carry:** The result is negative and is in its 1's complement form. To find the actual magnitude, take the 1's complement of the result and assign a negative sign.

Worked Example:

1s Complement Subtraction **Case 1: Subtract 1001_2 (9) from 1101_2 (13)**

- Minuend (A): 1101
- Subtrahend (B): $1001 \rightarrow$ 1's complement is 0110
- Add A and 1's complement of B:
 $1101 + 0110 = 10011$
- A carry of 1 is generated. The result is positive. Add this carry to the remaining bits:
 $0011 + 1 = 0100_2$ (which is $+4_{10}$)

Case 2: Subtract 1101_2 (13) from 1001_2 (9)

- Minuend (A): 1001
- Subtrahend (B): $1101 \rightarrow$ 1's complement is 0010
- Add A and 1's complement of B:
 $1001 + 0010 = 1011$
- No carry is generated. The result is negative and in 1's complement form.
- Find 1's complement of the result 1011 to get magnitude: 0100 . Add negative sign: -0100_2 (which is -4_{10}).

1.4.4 Subtraction Using 2's Complement

Subtraction using 2's complement is even more straightforward as it does not require an end-around carry addition.

Methodology:

Subtraction using 2s Complement

1. Ensure both numbers A and B have the same number of bits.
2. Find the 2's complement of the subtrahend (B).
3. Add this 2's complement to the minuend (A).
4. Check the final carry:
 - **If there is a carry:** The result is positive. Simply discard the carry to get the final answer.
 - **If there is no carry:** The result is negative and is in its 2's complement form. To find the actual magnitude, take the 2's complement of the result and assign a negative sign.

Worked Example:

2s Complement Subtraction **Case 1: Subtract 1010_2 (10) from 1111_2 (15)**

- Minuend (A): 1111
- Subtrahend (B): 1010
- 2's complement of B: 1's comp (0101) + 1 = 0110
- Add A and 2's complement of B:
 $1111 + 0110 = 10101$
- A carry is generated. Discard it.
- Final Result: 0101_2 (which is $+5_{10}$)

Case 2: Subtract 1100_2 (12) from 0111_2 (7)

- Minuend (A): 0111
- Subtrahend (B): 1100
- 2's complement of B: 1's comp (0011) + 1 = 0100
- Add A and 2's complement of B:
 $0111 + 0100 = 1011$
- No carry is generated. The result is negative and in 2's complement form.
- Find magnitude by taking 2's complement of result 1011:
1's comp (0100) + 1 = 0101.
- Add negative sign: -0101_2 (which is -5_{10}).

CHAPTER 2

Boolean Algebra and Logic Gates

2.1 Digital Logic Gates

Digital logic gates are the fundamental building blocks of any digital system. They operate on one or more logic inputs and produce a single logic output based on a certain logical relationship.

2.1.1 AND OR and NOT Gates

AND Gate The AND gate produces a high output (1) only when all of its inputs are high (1). The operation is represented by a dot ($\cdot$). For two inputs A and B , the output is $Y = A \cdot B$.

OR Gate The OR gate produces a high output (1) if at least one of its inputs is high (1). The operation is represented by a plus sign ($+$). For two inputs A and B , the output is $Y = A + B$.

NOT Gate The NOT gate is a single-input gate that produces the complement of the input. It is also called an inverter. For input A , the output is $Y = \bar{A}$ or A' .

2.1.2 NAND NOR EX-OR and EX-NOR Gates

NAND Gate The NAND gate is a combination of an AND gate followed by a NOT gate. Its output is low (0) only when all its inputs are high (1). $Y = \overline{A \cdot B}$.

NOR Gate The NOR gate is a combination of an OR gate followed by a NOT gate. Its output is high (1) only when all its inputs are low (0). $Y = \overline{A + B}$.

EX-OR (Exclusive-OR) Gate The EX-OR gate produces a high output (1) when its inputs are different (one is 1 and the other is 0). $Y = A \oplus B = A\bar{B} + \bar{A}B$.

EX-NOR (Exclusive-NOR) Gate The EX-NOR gate produces a high output (1) when its inputs are the same. It is the complement of the EX-OR gate. $Y = \overline{A \oplus B} = AB + \bar{A}\bar{B}$.

2.2 Basic Theorems and Properties of Boolean Algebra

Boolean algebra is the mathematics of digital logic. It relies on a set of rules and theorems to simplify logic expressions.

Basic Properties:

- **Identity Law:** $A + 0 = A$, $A \cdot 1 = A$
- **Null Law:** $A + 1 = 1$, $A \cdot 0 = 0$
- **Idempotent Law:** $A + A = A$, $A \cdot A = A$
- **Complement Law:** $A + \bar{A} = 1$, $A \cdot \bar{A} = 0$
- **Double Negation:** $\overline{\bar{A}} = A$

Basic Theorems:

- **Commutative Law:** $A + B = B + A$, $A \cdot B = B \cdot A$
- **Associative Law:** $A + (B + C) = (A + B) + C$, $A \cdot (B \cdot C) = (A \cdot B) \cdot C$

- **Distributive Law:** $A \cdot (B + C) = A \cdot B + A \cdot C$, $A + (B \cdot C) = (A + B) \cdot (A + C)$
- **De Morgan's Theorems:**
 1. $\overline{A \cdot B} = \bar{A} + \bar{B}$ (NAND equivalent to negative-OR)
 2. $\overline{A + B} = \bar{A} \cdot \bar{B}$ (NOR equivalent to negative-AND)

2.3 Universal Gates: NAND and NOR

NAND and NOR gates are known as universal gates because any logic gate (AND, OR, NOT, etc.) and any Boolean function can be implemented using only NAND gates or only NOR gates.

Methodology:

Implementing NOT AND OR using NAND Gates To realize basic gates using only NAND gates:

- **NOT Gate:** Tie both inputs of a 2-input NAND gate together. $Y = \overline{A \cdot A} = \bar{A}$.
- **AND Gate:** Use one NAND gate to generate $\overline{A \cdot B}$ and pass it through another NAND gate configured as a NOT gate. $Y = \overline{\overline{A \cdot B}} = A \cdot B$.
- **OR Gate:** Invert both inputs using NAND gates ($\bar{A}$ and $\bar{B}$) and pass them through a third NAND gate. $Y = \overline{\bar{A} \cdot \bar{B}} = A + B$.

Worked Example:

Implementing XOR using only NAND gates Implement the Exclusive-OR function $Y = A \oplus B$ using only NAND gates.

Solution: The expression is $Y = A\bar{B} + \bar{A}B$. We can manipulate this to be implemented with NAND gates: 1. First, generate $\overline{A \cdot B}$. 2. Next, generate $\overline{A \cdot \overline{A \cdot B}} = \overline{A \cdot (\bar{A} + \bar{B})} = \overline{A\bar{A} + A\bar{B}} = \overline{0 + A\bar{B}} = \overline{A\bar{B}} = \bar{A} + B$. 3. Then, generate $\overline{B \cdot \overline{A \cdot B}} = \overline{B \cdot (\bar{A} + \bar{B})} = \overline{\bar{A}B + \bar{B}B} = \overline{\bar{A}B + 0} = \overline{\bar{A}B} = A + \bar{B}$. 4. Finally, NAND these two results: $\overline{(\bar{A} + B) \cdot (A + \bar{B})} = \overline{\bar{A}A + \bar{A}\bar{B} + AB + B\bar{B}} = \overline{0 + \bar{A}\bar{B} + AB + 0} = \overline{\bar{A}\bar{B} + AB} = A\bar{B} + \bar{A}B$. This requires 4 NAND gates.

2.4 Implementation of Boolean Functions Using AND-OR-Invert Logic

AND-OR-Invert (AOI) logic uses AND gates followed by OR gates, and finally an Inverter (NOT gate). It naturally corresponds to the Sum of Products (SOP) form complemented, or Product of Sums (POS) directly if inputs are inverted.

To implement a Boolean function using AOI: 1. Simplify the expression into a Sum of Products (SOP). 2. Connect inputs to AND gates to form the product terms. 3. Combine the outputs of the AND gates using an OR gate. 4. Pass the result through a NOT gate if the complement is needed (or use NOR instead of OR).

2.5 Algebraic Simplification of Boolean Expressions

Boolean algebra rules are used to reduce complex logic expressions into their simplest forms, minimizing the number of gates required for implementation.

Worked Example:

Simplifying a Boolean Expression Simplify the Boolean expression $Y = A\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}C$.

Solution: Step 1: Factor out common terms. Look at the first two terms: $A\bar{B}C + A\bar{B}\bar{C} = A\bar{B}(C + \bar{C})$

Step 2: Apply the Complement Law ($C + \bar{C} = 1$). $A\bar{B}(1) = A\bar{B}$

Step 3: The expression becomes: $Y = A\bar{B} + \bar{A}\bar{B}C$

Step 4: Factor out $\bar{B}$: $Y = \bar{B}(A + \bar{A}C)$

Step 5: Use the rule $A + \bar{A}C = A + C$. $Y = \bar{B}(A + C)$

Step 6: Expand if SOP is needed. $Y = A\bar{B} + \bar{B}C$

2.6 Sum of Product (SOP) and Karnaugh Map (K-map) Simplification

The Sum of Products (SOP) expression consists of two or more AND terms (products) that are ORed (summed) together. For example, $Y = AB + \bar{A}C$.

Karnaugh maps provide a systematic method for simplifying Boolean expressions without the need for algebraic manipulation. A K-map is a graphical representation of a truth table.

2.6.1 K-map up to 4-Variables

- A 2-variable K-map has $2^2 = 4$ cells. - A 3-variable K-map has $2^3 = 8$ cells. - A 4-variable K-map has $2^4 = 16$ cells.

Cells in a K-map are arranged so that adjacent cells differ by only one variable (Gray code ordering: 00, 01, 11, 10).

Methodology:

K-map Simplification Process 1. Draw the K-map grid corresponding to the number of variables. 2. Place a '1' in each cell corresponding to the minterms in the SOP expression. 3. Group adjacent 1s in blocks of 2^n (1, 2, 4, 8, 16). Groups can overlap and wrap around the edges. 4. Make the groups as large as possible. 5. Write the simplified term for each group by keeping the variables that do not change within the group. 6. The simplified expression is the OR sum of all group terms.

Worked Example:

Simplifying using 3-variable K-map Simplify the Boolean function $F(A, B, C) = \sum m(0, 2, 4, 5, 6)$.

Solution: 1. The 3-variable K-map cells correspond to minterms 0 to 7. We place 1s in cells 0, 2, 4, 5, 6. 2. The corners (cells 0, 2, 4, 6) can form a group of 4. Looking at these cells, A changes (0 and 1), B changes (0 and 1), but C remains 0. So this group reduces to $\bar{C}$. 3. We have a 1 left in cell 5. We can group cell 5 with cell 4 (forming a group of 2). In this group, A is 1, B is 0, and C changes (0 and 1). This group reduces to $A\bar{B}$. 4. The final simplified SOP expression is: $F(A, B, C) = \bar{C} + A\bar{B}$

2.7 Don't Care Conditions in K-map

In some logic circuits, certain input combinations never occur, or the output for those combinations doesn't matter. These are called "don't care" conditions and are represented by an 'X' or 'd' in the truth table and K-map.

Don't cares can be treated as either 0 or 1 during K-map grouping, whichever helps form a larger group, leading to a simpler expression.

Worked Example:

K-map with Dont Care Conditions Simplify the function $F(A, B, C, D) = \sum m(1, 3, 7, 11, 15) + d(0, 2, 5)$.

Solution: 1. Place 1s in cells 1, 3, 7, 11, 15. 2. Place Xs (don't cares) in cells 0, 2, 5. 3. Look for the largest groups of 1s, incorporating Xs if they help: - The 1s at 3, 7, 11, 15 form a column. Grouping them gives CD . - The 1 at cell 1 can be grouped with cell 3, 0, and 2 (a group of 4 using the don't cares at 0 and 2). This group corresponds to $\bar{A}\bar{B}$. 4. The don't care at cell 5 is not needed, so it acts as a 0. 5. The simplified expression is: $F(A, B, C, D) = CD + \bar{A}\bar{B}$

CHAPTER 3

Combinational Logic Circuits

3.1 Introduction

Combinational logic circuits are an essential part of digital systems. In these circuits, the output at any instant of time depends only on the present input combination. There is no memory involved in a combinational circuit. This chapter covers the design and analysis of various combinational circuits such as arithmetic circuits, encoders, decoders, multiplexers, de-multiplexers, and code converters.

3.2 Arithmetic Circuits

Arithmetic circuits are digital circuits used to perform addition and subtraction of binary numbers. These form the core logic elements in processors and calculators.

3.2.1 Half Adder

A half adder is a combinational circuit that performs the addition of two single-bit binary numbers. It has two inputs (A and B) and two outputs: Sum (S) and Carry (C).

Methodology:

Design of Half Adder To design a half adder follow these steps:

- Construct the truth table for two inputs and two outputs.
- Determine the Boolean expression for the Sum output using the sum of products.
- Determine the Boolean expression for the Carry output.
- Draw the logic diagram using basic logic gates (XOR and AND gates).

Worked Example:

Implementing a Half Adder Draw the truth table and derive the equations for a half adder.

Truth Table:

A	B	Sum (S)	Carry (C)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Boolean Expressions:

Sum = $A \oplus B$ (XOR operation)

Carry = $A \cdot B$ (AND operation)

3.2.2 Full Adder

A full adder is a combinational circuit that adds three single-bit binary numbers: two significant bits and a previous carry bit. It has three inputs (A, B, and C_{in}) and two outputs (Sum and C_{out}).

Worked Example:

Boolean Expressions for Full Adder The Boolean expressions for a full adder are derived from its truth table.

- Sum = $A \oplus B \oplus C_{in}$
- $C_{out} = (A \cdot B) + (C_{in} \cdot (A \oplus B))$

These equations show that a full adder can be constructed using two half adders and one OR gate.

3.2.3 Half Subtractor

A half subtractor performs the subtraction of two single-bit binary numbers (A - B). It has two inputs (A and B) and two outputs: Difference (D) and Borrow (B_{out}).

Worked Example:

Implementing a Half Subtractor **Truth Table:**

A	B	Difference (D)	Borrow (B_{out})
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Boolean Expressions:
Difference = $A \oplus B$
Borrow = $\overline{A} \cdot B$

3.2.4 Full Subtractor

A full subtractor is a combinational circuit that performs subtraction involving three bits: minuend, subtrahend, and a previous borrow. It produces a Difference and a Borrow-out.

3.2.5 Parallel Adder

A single full adder can only add single-bit numbers. To add n-bit numbers, we use a parallel adder, which is formed by cascading n full adders.

Methodology:

4-Bit Parallel Adder Design To design a 4-bit parallel adder using full adder blocks:

- Use four full adder circuits in a cascaded chain.
- The inputs to each full adder are the corresponding bits of the two 4-bit numbers (e.g. A_0 and B_0 , A_1 and B_1).
- Connect the carry output of each full adder to the carry input of the next higher-order full adder stage.
- The very first stage's carry input is generally grounded (set to 0), or a half adder can be used for the first bit.

3.3 Encoders and Decoders

3.3.1 Encoders

An encoder is a combinational circuit that performs the reverse operation of a decoder. It has a maximum of 2^n input lines and n output lines. It produces a binary code equivalent to the active input line.

4:2 Encoder:

It has 4 inputs and 2 outputs. Only one input is assumed to be active at any given time.

8:3 Encoder:

Also known as an Octal to Binary encoder. It has 8 inputs and 3 binary outputs.

Worked Example:

4 to 2 Encoder Logic Let inputs be Y_0, Y_1, Y_2, Y_3 and outputs be A, B .

- $A = Y_2 + Y_3$
- $B = Y_1 + Y_3$

This can be directly implemented using OR gates.

3.3.2 Decoders

A decoder is a combinational logic circuit that converts n input lines to a maximum of 2^n unique output lines.

2:4 Decoder:

It has 2 inputs (A and B) and 4 outputs (D_0, D_1, D_2, D_3).

3:8 Decoder:

It has 3 inputs and 8 outputs. It effectively decodes a 3-bit binary input into one of eight distinct active outputs.

3.4 Multiplexers and De-multiplexers

3.4.1 Multiplexers

A multiplexer (MUX) is a digital switch or data selector. It is a combinational circuit that selects one of several input signals and forwards the selected input into a single output line. A multiplexer with 2^n inputs requires n select lines.

Methodology:

Multiplexer Selection Logic The select lines determine which input is connected to the output. For a 4:1 MUX there are 2 select lines (S_1 and S_0).

- If $S_1 = 0$ and $S_0 = 0$ the output is I_0 .
- If $S_1 = 0$ and $S_0 = 1$ the output is I_1 .
- If $S_1 = 1$ and $S_0 = 0$ the output is I_2 .
- If $S_1 = 1$ and $S_0 = 1$ the output is I_3 .

Common types of Multiplexers include:

- **2:1 Multiplexer:** 2 inputs, 1 select line, 1 output.
- **4:1 Multiplexer:** 4 inputs, 2 select lines, 1 output.
- **8:1 Multiplexer:** 8 inputs, 3 select lines, 1 output.

3.4.2 De-multiplexers

A de-multiplexer (DEMUX) performs the exact reverse operation of a multiplexer. It takes a single input and routes it to one of several outputs. A de-multiplexer with 2^n outputs requires n select lines to determine the routing.

Common types of De-multiplexers include:

- **1:2 De-multiplexer:** 1 input, 1 select line, 2 outputs.
- **1:4 De-multiplexer:** 1 input, 2 select lines, 4 outputs.
- **1:8 De-multiplexer:** 1 input, 3 select lines, 8 outputs.

3.5 Code Converters

Code converters are combinational circuits that translate data represented in one type of binary code format into another.

3.5.1 Binary to Gray Code Converter (up to 4-bit)

Gray code is an unweighted code where successive values differ by only one bit.

Methodology:

Binary to Gray Conversion Algorithm Let the 4-bit binary number be $B_3B_2B_1B_0$ and the Gray code be $G_3G_2G_1G_0$.

1. The most significant bit (MSB) remains the same: $G_3 = B_3$.
2. XOR the MSB of the binary number with the next bit: $G_2 = B_3 \oplus B_2$.
3. Continue the XOR operation for successive bits: $G_1 = B_2 \oplus B_1$.
4. The least significant bit (LSB) is calculated as: $G_0 = B_1 \oplus B_0$.

Worked Example:

Convert Binary 1011 to Gray Code Given Binary input: $B_3 = 1, B_2 = 0, B_1 = 1, B_0 = 1$

- $G_3 = B_3 = 1$
- $G_2 = B_3 \oplus B_2 = 1 \oplus 0 = 1$
- $G_1 = B_2 \oplus B_1 = 0 \oplus 1 = 1$
- $G_0 = B_1 \oplus B_0 = 1 \oplus 1 = 0$

The resulting Gray Code is **1110**.

3.5.2 Gray to Binary Code Converter (up to 4-bit)

Methodology:

Gray to Binary Conversion Algorithm Let the 4-bit Gray code be $G_3G_2G_1G_0$ and the binary number be $B_3B_2B_1B_0$.

1. The MSB remains the same: $B_3 = G_3$.
2. XOR the newly generated binary bit with the next Gray bit: $B_2 = B_3 \oplus G_2$.
3. Continue the XOR operation: $B_1 = B_2 \oplus G_1$.

4. The LSB is calculated as: $B_0 = B_1 \oplus G_0$.

Worked Example:

Convert Gray 1110 to Binary Code Given Gray code input: $G_3 = 1, G_2 = 1, G_1 = 1, G_0 = 0$

- $B_3 = G_3 = 1$
- $B_2 = B_3 \oplus G_2 = 1 \oplus 1 = 0$
- $B_1 = B_2 \oplus G_1 = 0 \oplus 1 = 1$
- $B_0 = B_1 \oplus G_0 = 1 \oplus 0 = 1$

The resulting Binary Code is **1011**.

CHAPTER 4

Sequential logic circuits

4.1 Introduction

Unlike combinational logic circuits where the output depends solely on the current inputs, sequential logic circuits have outputs that depend on both the present inputs and the past outputs. This past output is stored using memory elements. A sequential circuit fundamentally consists of a combinational logic circuit and a memory element connected in a feedback loop.

4.2 Flip-flops

A flip-flop is a fundamental memory element capable of storing one bit of data (either a 0 or a 1). It is a bistable multivibrator, meaning it has two stable states.

4.2.1 SR Flip-flop

The Set-Reset (SR) flip-flop is the simplest type of flip-flop. It has two inputs: S (Set) and R (Reset), and two outputs: Q and its complement $\overline{Q}$.

- **S = 0 and R = 0:** No change in the state (memory condition).
- **S = 0 and R = 1:** The flip-flop resets to $Q = 0$.
- **S = 1 and R = 0:** The flip-flop sets to $Q = 1$.
- **S = 1 and R = 1:** Invalid or forbidden state. Both Q and $\overline{Q}$ try to become the same value, which violates the complementary rule.

4.2.2 D Flip-flop

The Data or Delay (D) flip-flop overcomes the invalid state issue of the SR flip-flop. It has a single data input (D) and a clock input. The D input is sent to the S input, and its complement is sent to the R input of an internal SR flip-flop.

- When the clock is active, the output Q simply follows the input D.
- If $D = 0$, Q becomes 0 (Reset).
- If $D = 1$, Q becomes 1 (Set).

This flip-flop is widely used as a basic memory cell and in shift registers.

4.2.3 JK Flip-flop

The JK flip-flop is a universal flip-flop that refines the SR flip-flop by eliminating the forbidden state. It features inputs J and K.

- **J = 0 and K = 0:** No change.

- **J = 0 and K = 1:** Reset ($Q = 0$).
- **J = 1 and K = 0:** Set ($Q = 1$).
- **J = 1 and K = 1:** Toggle condition. The output state inverts its previous value. If Q was 0 it becomes 1; if it was 1 it becomes 0.

4.2.4 T Flip-flop

The Toggle (T) flip-flop is formed from a JK flip-flop by tying both J and K inputs together to form a single input T.

- **T = 0:** The output remains in its previous state (no change).
- **T = 1:** The output toggles to the complement of its previous state.

T flip-flops are highly useful in designing counters.

4.2.5 Master Slave JK Flip-flop

In a standard JK flip-flop, the toggle condition ($J = 1$ and $K = 1$) can cause a “race-around condition” if the clock pulse width is longer than the propagation delay of the flip-flop. The Master-Slave JK flip-flop solves this by connecting two flip-flops in series: a Master and a Slave.

- The Master is triggered on the positive edge or level of the clock.
- The Slave is triggered on the negative edge or level of the clock (via an inverted clock signal).

This isolation ensures that the output only changes once per clock cycle, effectively preventing the race-around condition.

4.3 Triggering methods

Triggering determines when a flip-flop responds to its inputs. The clock signal coordinates these transitions. There are two primary types of triggering:

4.3.1 Level Triggering

The flip-flop responds to inputs only when the clock signal is at a specific logic level.

- **Positive Level Triggering:** The inputs are active when the clock is at logic High (1).
- **Negative Level Triggering:** The inputs are active when the clock is at logic Low (0).

4.3.2 Edge Triggering

The flip-flop responds to inputs only during the transition of the clock signal from one level to another.

- **Positive Edge Triggering:** Activation occurs when the clock transitions from Low to High (0 to 1).
- **Negative Edge Triggering:** Activation occurs when the clock transitions from High to Low (1 to 0).

Edge triggering is preferred in complex digital systems because it restricts data transfer to a very narrow time window, reducing timing errors.

4.4 Shift Registers

A shift register is a group of flip-flops connected in a chain so that the output from one flip-flop becomes the input of the next. They are used for storage or transfer of digital data. Shift registers are classified based on how data is entered (shifted in) and how it is read (shifted out).

4.4.1 Serial-In Serial-Out (SISO)

In a SISO shift register, data is inputted serially (one bit at a time) and outputted serially. It requires N clock pulses to store an N -bit word and another N clock pulses to read it out completely. It mainly acts as a time delay device.

4.4.2 Serial-In Parallel-Out (SIPO)

Data is loaded serially, bit by bit. However, the output is taken simultaneously from all the flip-flops in parallel. After N clock pulses, the entire N -bit data is available at the parallel output lines. It is useful for converting serial data into parallel format.

4.4.3 Parallel-In Serial-Out (PISO)

In a PISO shift register, all N bits are loaded simultaneously into the respective flip-flops in a single clock pulse (or via an asynchronous load control). The data is then shifted out serially, one bit per clock pulse. This is commonly used to convert parallel data to serial data for transmission.

4.4.4 Parallel-In Parallel-Out (PIPO)

Data is entered in parallel and also read out in parallel. It essentially acts as a temporary memory register. It takes only one clock pulse to load the data and the data is immediately available at the output.

4.5 Counters

A counter is a specialized type of sequential circuit primarily designed to count the number of clock pulses arriving at its input. They are constructed using a cascade of flip-flops.

4.5.1 Ring Counter

A ring counter is a type of shift register with feedback. The output of the last flip-flop is connected back to the D input of the first flip-flop.

- A single '1' is initially loaded into one of the flip-flops, while all others are '0'.
- With each clock pulse, this '1' shifts to the next flip-flop, creating a circular sequence (ring).
- An N -bit ring counter has exactly N states.

4.5.2 Johnson Counter

Also known as a twisted ring counter, the inverted output ($\overline{Q}$) of the last flip-flop is fed back to the D input of the first flip-flop.

- If initially all flip-flops are reset, the sequence fills with 1s from left to right, and then fills with 0s.
- An N -bit Johnson counter produces $2N$ states. It is highly efficient in terms of hardware compared to a ring counter.

Methodology:

Determining State Sequence of a Johnson Counter A Johnson counter is formed by connecting the inverted output ($\overline{Q}$) of the final flip-flop back to the input of the first flip-flop. Follow these steps to determine its state sequence:

1. **Initialize:** Start with an initial state, usually all zeros. For an N -bit counter, the state is $Q_0 Q_1 \dots Q_{N-1} = 00 \dots 0$.
2. **Feedback Input:** Determine the feedback value, which is the inverted value of the last bit ($\overline{Q}_{N-1}$).

3. **Shift Data:** On the next clock pulse, shift all existing bits one position to the right. The feedback value becomes the new Q_0 .
4. **Repeat:** Repeat the process for successive clock pulses until the sequence returns to the initial state. An N -bit Johnson counter will have $2N$ unique states.

Worked Example:

States of a 3-bit Johnson Counter Determine the state sequence for a 3-bit Johnson counter assuming it starts in the 000 state.

Solution:

Let the 3 bits be Q_0, Q_1, Q_2 . The feedback to D_0 is $\overline{Q_2}$.

- **Initial state:** $Q_0Q_1Q_2 = 000$. Here $\overline{Q_2} = 1$.
- **After Clock 1:** Shift right and insert $\overline{Q_2} = 1$ at Q_0 . New state = 100. Feedback $\overline{Q_2} = 1$.
- **After Clock 2:** Shift right and insert $\overline{Q_2} = 1$. New state = 110. Feedback $\overline{Q_2} = 1$.
- **After Clock 3:** Shift right and insert $\overline{Q_2} = 1$. New state = 111. Feedback $\overline{Q_2} = 0$.
- **After Clock 4:** Shift right and insert $\overline{Q_2} = 0$. New state = 011. Feedback $\overline{Q_2} = 0$.
- **After Clock 5:** Shift right and insert $\overline{Q_2} = 0$. New state = 001. Feedback $\overline{Q_2} = 0$.
- **After Clock 6:** Shift right and insert $\overline{Q_2} = 0$. New state = 000.

The counter returns to the 000 state after 6 clock pulses. This confirms it has $2 \times 3 = 6$ states.

4.5.3 4-bit Asynchronous (Ripple) Counter

In an asynchronous counter, the clock signal is applied only to the first flip-flop. The output of one flip-flop serves as the clock input for the next flip-flop.

- Because the clock “ripples” through the stages, the flip-flops do not change state exactly at the same time.
- A 4-bit ripple counter can count from 0000 to 1111 (0 to 15 in decimal).
- The primary drawback is the cumulative propagation delay, limiting its high-frequency operation.

4.5.4 4-bit Synchronous Up/Down Counter

In a synchronous counter, all flip-flops are clocked simultaneously by the same clock signal.

- Since they share a common clock, there is no cumulative propagation delay, allowing for faster operation.
- An up/down counter has a mode control input. When set to ‘Up’, it counts $0000 \rightarrow 0001 \cdots \rightarrow 1111$. When set to ‘Down’, it counts $1111 \rightarrow 1110 \cdots \rightarrow 0000$.
- It uses combinational logic gates between the flip-flops to control the exact sequence.

4.5.5 BCD or Decade Counter

A Binary Coded Decimal (BCD) or decade counter is a modulus-10 counter.

- Instead of counting up to its maximum capacity (which is 15 for a 4-bit counter), it counts from 0000 to 1001 (0 to 9) and then resets back to 0000.
- It is widely used in applications involving digital displays, like digital clocks and multimeters, where a base-10 counting sequence is required.

Methodology:

Designing a Modulo- N Asynchronous Counter To design a counter that counts up to a specific number N (where N is not a power of 2) and then resets, follow these steps:

1. **Determine Flip-flops:** Find the minimum number of flip-flops n required such that $2^n \geq N$.
2. **Connect as Ripple Counter:** Connect the n flip-flops as a standard asynchronous ripple up-counter.
3. **Identify Reset State:** Write the binary representation of N . Identify which flip-flop outputs (Q) are logic '1' in this binary state.
4. **Design Reset Logic:** Connect the identified logic '1' outputs to the inputs of a NAND gate.
5. **Apply Feedback:** Connect the output of the NAND gate to the active-low asynchronous clear (CLR) inputs of all the flip-flops. When state N is reached, the NAND gate outputs a 0, instantly resetting all flip-flops to 0.

Worked Example:

Design of a BCD Mod-10 Ripple Counter Explain how to configure a 4-bit asynchronous ripple counter into a BCD counter.

Solution:

A BCD counter counts from 0 (0000) to 9 (1001) and resets on 10 (1010).

1. **Flip-flops required:** For $N = 10$, we need $n = 4$ flip-flops because $2^4 = 16 \geq 10$. Let the outputs be Q_3, Q_2, Q_1, Q_0 .
2. **Base Counter:** Set up the 4 flip-flops as a standard up-counter.
3. **Reset State:** The counter must reset as soon as it hits the state 10 in decimal. The binary equivalent of 10 is 1010_2 ($Q_3 = 1, Q_2 = 0, Q_1 = 1, Q_0 = 0$).
4. **Reset Logic:** The outputs that are '1' at state 10 are Q_3 and Q_1 . We connect Q_3 and Q_1 to the inputs of a two-input NAND gate.
5. **Feedback:** The output of this NAND gate is connected to the active-low $\overline{CLR}$ (clear) inputs of all flip-flops.

When the counter reaches 9 (1001), the NAND gate inputs are $Q_3 = 1$ and $Q_1 = 0$, so its output is 1 (inactive). Upon the next clock pulse, the counter temporarily becomes 10 (1010). Instantly, both Q_3 and Q_1 become 1, causing the NAND gate output to drop to 0. This active-low signal instantly clears all flip-flops, returning the counter to state 0000.

CHAPTER 5

Introduction to Memories and Logic Families

5.1 Introduction and Types of Memory

5.1.1 Introduction

A memory unit is an essential component of any digital system. It is used to store data, instructions, and intermediate results. Memories can be broadly classified into two categories based on their operational characteristics: Random Access Memory (RAM) and Read-Only Memory (ROM).

5.1.2 Random Access Memory (RAM)

RAM is a volatile memory, meaning that it loses its stored information when the power is turned off. It allows data to be read from and written to any location in the memory array with almost the same access time. RAM is generally used for temporary storage of data and program execution.

RAM can be further divided into two types:

- **Static RAM (SRAM):** It uses flip-flops to store each bit of data. As long as power is applied, SRAM retains its data without the need for periodic refreshing. It is faster but more expensive and consumes more power compared to DRAM. It is widely used in cache memory.
- **Dynamic RAM (DRAM):** It uses a capacitor and a transistor to store each bit of data. Since capacitors leak charge, DRAM requires periodic refreshing to maintain the stored data. It is slower than SRAM but has a higher storage density and is less expensive. It is commonly used as the main memory in computers.

5.1.3 Read-Only Memory (ROM)

ROM is a non-volatile memory, meaning it retains its stored information even when the power is turned off. Initially, data is programmed into the ROM, and during normal operation, data can only be read from it. It is commonly used to store firmware or the BIOS of a computer.

ROM can be classified into several types based on how it is programmed:

- **Programmable ROM (PROM):** A PROM is initially manufactured completely blank. A user can program it once using a special device called a PROM programmer. Once programmed, the data cannot be erased or modified.
- **Erasable Programmable ROM (EPROM):** An EPROM can be programmed and erased multiple times. Erasing is done by exposing the memory chip to ultraviolet (UV) light through a transparent quartz window on the top of the chip.
- **Electrically Erasable Programmable ROM (EEPROM):** Similar to EPROM, an EEPROM can be erased and reprogrammed multiple times. However, the erasing process is done electrically, byte by byte, without the need for UV light. This makes it more convenient and faster to update.

5.2 Overview of Different Logic Family Definitions

A logic family refers to a specific group of electronic logic circuits that share the same underlying technology and basic characteristics. Understanding the parameters of logic families is crucial for designing reliable digital systems.

5.2.1 Fan-in

Fan-in is defined as the maximum number of input signals that can be connected to a logic gate without affecting its normal operation. A larger fan-in means the gate can accept more inputs.

5.2.2 Fan-out

Fan-out is defined as the maximum number of standard logic inputs of the same logic family that the output of a single gate can drive reliably while maintaining its specified output voltage levels. Exceeding the fan-out limit can result in incorrect logic levels.

5.2.3 Noise Margin

In a digital circuit, noise refers to any unwanted electrical signal that can interfere with the correct operation of the circuit. Noise margin is the maximum noise voltage that can be superimposed on a logic signal without causing a change in the logic state at the output of a gate. Higher noise margin means better immunity against electrical noise.

5.2.4 Propagation Delay

Propagation delay is the time it takes for a change in the input signal of a logic gate to produce a corresponding change at the output. It is usually measured in nanoseconds (ns). A smaller propagation delay indicates a faster logic gate.

5.2.5 Power Dissipation

Power dissipation is the amount of electrical power consumed by a logic gate during its operation. It is generally measured in milliwatts (mW). Lower power dissipation is desirable, especially in portable, battery-operated devices.

5.2.6 Figure of Merit

The Figure of Merit (FOM) is a parameter used to evaluate the overall performance of a logic family. It is the product of propagation delay and power dissipation.

$$\text{Figure of Merit (FOM)} = \text{Propagation Delay} \times \text{Power Dissipation}$$

A lower figure of merit indicates a better logic family, as it implies an optimal balance between speed and power consumption.

Methodology:

Calculating Figure of Merit To calculate the Figure of Merit for a logic family, use the formula:

$$\text{FOM} = t_p \times P_D$$

where:

- t_p = Propagation delay (usually in ns)
- P_D = Power dissipation (usually in mW)

The result is typically expressed in picojoules (pJ).

Worked Example:

A logic gate has a propagation delay of 10 ns and a power dissipation of 5 mW. Calculate its Figure of Merit.

Solution: Given:

- Propagation delay, $t_p = 10 \text{ ns} = 10 \times 10^{-9} \text{ s}$
- Power dissipation, $P_D = 5 \text{ mW} = 5 \times 10^{-3} \text{ W}$

Figure of Merit (FOM) = $t_p \times P_D$

$$\begin{aligned}\text{FOM} &= (10 \times 10^{-9}) \times (5 \times 10^{-3}) \\ &= 50 \times 10^{-12} \text{ Joules} \\ &= 50 \text{ pJ}\end{aligned}$$

The Figure of Merit is 50 pJ.

5.3 Comparison of Different Logic Families

Several logic families are used in digital electronics. The three most commonly discussed families are TTL (Transistor-Transistor Logic), CMOS (Complementary Metal-Oxide-Semiconductor), and ECL (Emitter-Coupled Logic).

- **TTL (Transistor-Transistor Logic):** TTL uses bipolar junction transistors (BJTs). It has been the standard for a long time due to its good speed and availability, though it consumes moderate power.
- **CMOS (Complementary Metal-Oxide-Semiconductor):** CMOS uses a combination of p-type and n-type MOSFETs. It is widely known for its extremely low power consumption and excellent noise margin, making it the dominant technology in modern digital integrated circuits, including microprocessors.
- **ECL (Emitter-Coupled Logic):** ECL also uses BJTs but operates in the active region (preventing them from reaching saturation). This avoids the delay associated with charge storage, making ECL the fastest logic family available. However, it consumes the highest amount of power and has a poor noise margin.

5.3.1 Comparative Analysis

- **Propagation Delay (Speed):** ECL is the fastest, followed by TTL, and CMOS is the slowest (though modern CMOS technologies have significantly bridged this gap).
- **Power Dissipation:** CMOS consumes the least power, TTL consumes moderate power, and ECL consumes the highest power.
- **Fan-out:** CMOS has a very high fan-out (typically 50 or more), TTL has a moderate fan-out (typically 10), and ECL also has a relatively high fan-out (around 25).
- **Noise Margin:** CMOS offers the best noise margin, TTL has a moderate noise margin, and ECL has the lowest noise margin.

5.4 E-waste Management of Digital ICs/Chips

The rapid advancement of digital electronics leads to a shorter lifespan for digital devices, resulting in a massive generation of electronic waste (e-waste). Digital ICs (Integrated Circuits) and chips contain various materials, some of which are hazardous while others are valuable. Proper e-waste management is crucial to minimize environmental impact and recover valuable resources.

5.4.1 Environmental Impact of E-waste

Improper disposal of ICs and electronic components can lead to severe environmental issues. These chips often contain heavy metals like lead, cadmium, and beryllium. If deposited in landfills, these toxic substances can leach into the soil and groundwater, posing significant health risks to humans and ecosystems. Furthermore, burning e-waste releases harmful toxins into the air.

5.4.2 Strategies for E-waste Management

The management of e-waste follows a hierarchical approach focused on reducing environmental harm and maximizing resource recovery:

- **Reduce:** The most effective strategy is to reduce the generation of e-waste at the source. This can be achieved by designing ICs and electronic products with longer lifespans, better durability, and upgradability.
- **Reuse:** Before discarding, functioning ICs and chips from obsolete devices can be salvaged and reused in other applications, educational kits, or repaired electronics.
- **Recycle:** When chips cannot be reused, they should be recycled. Digital ICs contain valuable precious metals like gold, silver, and copper. Specialized recycling facilities use mechanical and chemical processes to safely extract these materials so they can be reused in manufacturing new products.
- **Safe Disposal:** Only as a last resort should electronic waste be disposed of in specialized landfills designed to handle hazardous materials, ensuring that no toxic leakage occurs.

5.4.3 Responsibilities

Effective e-waste management requires a collective effort:

- **Manufacturers:** Should adopt eco-friendly designs and implement take-back programs to collect and recycle their end-of-life products.
- **Consumers:** Should responsibly dispose of their electronic devices by handing them over to certified e-waste recyclers or designated collection centers rather than throwing them in general trash.
- **Government:** Should enforce strict regulations and policies for e-waste handling, recycling standards, and penalize illegal dumping.

Appendix: Key Formulae

This appendix provides a quick reference to the key formulae and mathematical relationships discussed in this book.

Unit 1: Number Systems and Codes

Positional Number System Expansion

Any number N in base b can be converted to decimal by expanding it as a polynomial:

$$N_b = d_{n-1}b^{n-1} + d_{n-2}b^{n-2} + \dots + d_1b^1 + d_0b^0 + d_{-1}b^{-1} + \dots$$

where d_i represents the digit at position i , and b is the base (radix) such as 2 (binary), 8 (octal), 10 (decimal), or 16 (hexadecimal).

Unit 2: Boolean Algebra and Logic Gates

Basic Logic Gates

$$\begin{aligned}\text{OR Gate: } Y &= A + B \\ \text{AND Gate: } Y &= A \cdot B \\ \text{XNOR Gate: } Y &= \overline{A \oplus B} = AB + \bar{A}\bar{B}\end{aligned}$$

Boolean Algebra Laws and Theorems

$$\begin{aligned}\text{Identity Law: } A \cdot 1 &= A \\ \text{Complementarity Law: } C + \bar{C} &= 1 \\ \text{Double Negation (Involution): } \overline{\bar{A}} &= A \\ \text{Associative Law (OR): } A + (B + C) &= (A + B) + C \\ \text{Associative Law (AND): } A \cdot (B \cdot C) &= (A \cdot B) \cdot C \\ \text{Redundancy Law: } A + \bar{A}C &= A + C\end{aligned}$$

De Morgan's Theorems

$$\begin{aligned}\text{Theorem 1 (NOR to AND): } \overline{A + B} &= \bar{A} \cdot \bar{B} \\ \text{Theorem 2 (NAND to OR): } \overline{A \cdot B} &= \bar{A} + \bar{B}\end{aligned}$$

Applying De Morgan's theorem and double negation allows conversions between logic types, e.g., $A + B = \overline{\bar{A} \cdot \bar{B}}$.

Unit 3: Combinational Logic Circuits

Code Conversions

Binary to Gray Code: For an n -bit binary number $B_{n-1} \dots B_1 B_0$ and its equivalent Gray code $G_{n-1} \dots G_1 G_0$:

$$\begin{aligned} \text{MSB: } & G_{n-1} = B_{n-1} \\ \text{Other bits: } & G_i = B_{i+1} \oplus B_i \quad \text{for } i = 0, 1, \dots, n-2 \end{aligned}$$

Gray Code to Binary:

$$\begin{aligned} \text{MSB: } & B_{n-1} = G_{n-1} \\ \text{Other bits: } & B_i = B_{i+1} \oplus G_i \quad \text{for } i = 0, 1, \dots, n-2 \end{aligned}$$

Combinational Logic Expressions

A typical boolean expression derived from a combinational circuit:

$$B = Y_1 + Y_3$$

Unit 4: Sequential Logic Circuits

Counters and Flip-Flops

Number of Flip-Flops Required: To design a modulus- N (MOD- N) counter, the minimum number of flip-flops n required must satisfy:

$$2^n \geq N$$

Initial and Reset States: A counter or register of N bits typically initializes to a cleared state:

$$Q_{N-1} \dots Q_1 Q_0 = 00 \dots 0$$

Individual flip-flop states are denoted by their outputs Q_i and inverted outputs $\overline{Q}_i$.

Unit 5: Logic Families

Figure of Merit (FOM)

The Figure of Merit evaluates the overall performance of a logic family, balancing speed and power consumption. It is the product of the propagation delay (t_p) and the power dissipation (P_D):

$$\text{FOM} = t_p \times P_D$$

It is typically expressed in Joules (or picoJoules, pJ). Lower FOM indicates a better-performing logic family.